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◮ Motivation: Real world problem.
Ceitec’s RFID earring used by the cattle.
RFID tag (earring).









Figure: Block diagram of an RFID system emphasizing the tag and its
magnetic coupling with the reader.
























Figure: Two coupled resonating LC networks.











































Figure: Frequency response of |vo| for different values of L2.






It is possible to conceive novel LC network tuning systems, that
minimizes the required on-chip area, to be integrated on a
commercial RFID chip.
The folowing designs were conceived:
◮ LC tuner based on negative resistances;
◮ LC tuner based on the current of an RF limiter;
◮ LC parameter extractor;




LC tuner based on negative resistances












































































Figure: |H ′(s)| considering two values of Rs.




LC tuner based on negative resistances
Proposed Tuning Method
Capacitance response:




















Figure: |H(C)| for different capacitance regions (δ) with a relatively low and
high Q in (a) and (b), respectively.




LC tuner based on negative resistances
Proposed Tuning Method
















Determine target level and −R:
◮ choose capacitance region;
◮ use a negative resistance, that is calculated
based on the chosen capacitance region;
◮ set the target voltage so that it covers the
desired capacitance region when the
negative resistance is enabled;
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(b)
Figure: (a) Block diagram of the proposed tuner and (b) implemented voltage
comparator and controller.


















Figure: Implemented PMOS cross-coupled pair used as an adjustable
negative resistance.




LC tuner based on negative resistances
Negative resistance Control





















Figure: Equivalent resistance of the cross-coupled pair at 125 kHz.

























Figure: (a) Proportional voltage to current converter (b) v′t peak sampler.















Figure: VSH signal generation.













































































Figure: Simplified schematic of the testbench used to used to validate the
integrated tuner.




LC tuner based on negative resistances
Results
(a) (b)
Figure: (a) Photograph of the complete testbench including the photo of the
designed IC. (b) Layout of the active region of the designed IC







































Figure: (a) Average current consumption versus VDiff and (b) equivalent
parallel IC negative resistance.
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Figure: Waveform of a complete tuning sequence of the integrated tuner.




LC tuner based on negative resistances
Results
Table: Performance summary and comparison with related works.




work -R 130 nm 0.022 40 µW 500 ms 125 kHz
[1] Rect.Voltage 90 nm 0.029 NA NA 868 MHz
[2] MasterSlave 0.25 µm NA ∼= 18 mW x 1.9 GHz
[3] 3-dB 0.35 µm 0.072 5.5 mW 9 iterations 1.97 GHz
[1] M. Stoopman, S. Keyrouz, H. J. Visser, K. Philips, and W. A. Serdijn, “Co-design of a CMOS
rectifier and small loop antenna for highly sensitive RF energy harvesters,” IEEE J. Solid-State
Circuits, vol. 49, pp. 622–634, 2014.
[2] D. Li and Y. Tsividis, “A 1.9 GHz Si Active LC Filter with On-Chip Automatic Tuning,” IEEE Int.
Solid-State Circuits Conf. Dig. Tech. Papers, vol. 47, no. 3, pp. 2000–2002, 2001.
[3] F. Bahmani, T. Serrano-Gotarredona, and E. Sanchez-Sinencio, “An accurate automatic
quality-factor tuning scheme for second-order LC filters,” IEEE Trans. Circuits Syst. I, Reg. Papers,
vol. 54, pp. 745–756, 2007.




LC tuner based on negative resistances
Summary
◮ We proposed a novel application for the negative resistance that
considerably decreases the complexity of the tuning decision
circuitry;
◮ We explained with details the behavior of a cross-coupled pair
using MOS transistors over a wide voltage range;
◮ We also proposed a circuit to automatically control the value of
the negative resistance over different voltage levels;




LC tuner based on negative resistances
Other results
Publications:
◮ “Automatic LC network tuner based on negative resistances”.
Electronics Letters, January 2015.
◮ “On-chip automatic LC tuner for RFID tags based on negative
resistances". Accepted by the Transaction on Circuits and
Systems II: Express Briefs, October 2017.




LC tuner based on the RF limiter current




At Ceitec the tag is tested very close to the reader.




















Figure: Block diagram of the LC tuning technique based on the current of
the RF voltage limiter.






























































Figure: Circuit used to simulate the designed tuner and its main nets and
current names.

















































Figure: Main signals of the tuner when IR is lower than the peak of itl.




LC tuner based on the RF limiter current
Results
(a) (b)
Figure: (a) Designed 2 mm x 2 mm chip and (b) layout of the proposed LC
tuning system.


































Figure: Main measured signals of the presented LC tuner.




LC tuner based on the RF limiter current
Summary
◮ A novel method that has the lowest power consumption among
other tuners was presented;
◮ We have shown how to decrease power consumption by scaling
the aspect ratio of the transistors of the WTA;
◮ Another chip was designed (Nov-13th) without the current
reference core. So we will be able to analyze the system’s
behavior for different current values;






Commonly implemented self-tuned LC filters









Systems that either automatic tune their LC network or measure their Q




[1] MS 75-GHzSiGe Bipolar 5.5 GHz > L 1.8 V < 19 mA NA
[2] MS 0.25-µmBiCMOS 1.9 GHz > L 2.7-3.3 V 18 mA NA
[3] 3 dB 0.35-µmCMOS 2 GHz <.0725 mm
2 1.3 V < 3.6 mA 9 it.
[4] Transient x 10 kHz Off chip 5 V NA ∼= 10Q/ω0
[1] J. Rogers and C. Plett, “A 5-GHz radio front-end with automatically Q-tuned notch filter and
VCO,” IEEE Journal of Solid-State Circuits, vol. 38, no. 9, pp. 1547–1554, Sep. 2003.
[2] D. Li and Y. Tsividis, “A 1.9 GHz Si active LC filter with on-chip automatic tuning,” in 2001 IEEE
International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat.
No.01CH37177), vol. 47, no. 3, 2001, pp. 368–369.
[3] F. Bahmani, T. Serrano-Gotarredona, and E. Sánchez-Sinencio, “An accurate automatic
quality-factor tuning scheme for second-order LC filters,” IEEE Transactions on Circuits and
Systems I: Regular Papers, vol. 54, pp. 745–756, 2007.
[4] M. Zhang and N. Llaser, “Exploiting Time-Domain Approach for Extremely High Q-Factor
Measurement,” IEEE Transactions on Instrumentation and Measurement, vol. 64, pp. 2730–2737,
2015.





























Voltage source connected to a series RLC network after t = 0. We
also see the transient response of an underdamped RLC network
when the switch closes at t = 0.











Transient behavior of LC networks
Supposing that vs(t) is a sinusoid:
vc(t) =
−Aω2 sinωt+ sinωt−Bω cosωt





(2A2ω2 +B2 − 2A) sinh (θt) +B√B2 − 4A cosh (θt)]
(A2ω4 +B2ω2 − 2Aω2 + 1)√B2 − 4A ,
(7)
where A = LC, B = RC and θ =
√
B2 − 4A/2A.




































Cases considering a tuned LC network and a detuned one.






















Figure: Simplified on-chip system implemented to extract the properties of
L0, C0 and Rs.






















Figure: Block diagram of the designed LC-parameter-extractor system.
















Testbench used to simulate the parameter extractor













































Figure: Complete sequence of the LC parameter extractor.







Figure: Layout and fabricated LC parameter extractor wirebonded on an
FR-4 PCB in (a) and (b), respectively.



































Table: IREF and the simulated and
measured unloaded Q.




































Figure: Measured envelope using IREF = 3mA.





Systems that either automatic tune their LC network or measure their Q




[1] MS 75-GHzSiGe Bipolar 5.5 GHz > L 1.8 V < 19 mA NA
[2] MS 0.25-µmBiCMOS 1.9 GHz > L 2.7-3.3 V 18 mA NA
[3] 3 dB 0.35-µmCMOS 2 GHz <.0725 mm
2 1.3 V < 3.6 mA 9 it.
[4] Transient x 10 kHz Off chip 5 V NA ∼= 10Q/ω0
LC p. ext Transient 130-nmCMOS 0.9 GHz .034 mm
2 3.3 V 1.6 mA 2µs
[1] J. Rogers and C. Plett, “A 5-GHz radio front-end with automatically Q-tuned notch filter and
VCO,” IEEE Journal of Solid-State Circuits, vol. 38, no. 9, pp. 1547–1554, Sep. 2003.
[2] D. Li and Y. Tsividis, “A 1.9 GHz Si active LC filter with on-chip automatic tuning,” in 2001 IEEE
International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat.
No.01CH37177), vol. 47, no. 3, 2001, pp. 368–369.
[3] F. Bahmani, T. Serrano-Gotarredona, and E. Sánchez-Sinencio, “An accurate automatic
quality-factor tuning scheme for second-order LC filters,” IEEE Transactions on Circuits and
Systems I: Regular Papers, vol. 54, pp. 745–756, 2007.
[4] M. Zhang and N. Llaser, “Exploiting Time-Domain Approach for Extremely High Q-Factor
Measurement,” IEEE Transactions on Instrumentation and Measurement, vol. 64, pp. 2730–2737,
2015.






◮ We present a solution for extracting the parameters of an LC
network without the need of extra inductors;
◮ With the transient modeling, we proposed a method for
estimating the parameters of an LC tank (Q and the tuning);
◮ The measurements results of the prototype was shown and we
have seen that the prototype is almost fully working as expected;
◮ Another version of this system was sent to fabrication (Nov-13th);





◮ We can say that we designed 3 different tuners for one port
devices.
Table: Performance of the tuners conceived in this thesis.
Method CMOSProcess VDD Iavg
Time
for tuning Area Frequency
Neg Res
tuner 130 nm 3.3 V 12µA/V 250 ms 0.022 mm
2 125 kHz
RF current
limiter 130 nm 3.3 V 10µA 32 ms 0.015 mm
2 125 kHz
Transient
LC p. extract. 130 nm 3.3 V 1.6mA > 2µs 0.034 mm
2 900MHz






◮ We present two novel methods for tuning LC networks;
◮ We proposed a circuit for controlling the negative resistance of a
cross-coupled pair;
◮ We show how we are able to decrease the power consumption of
the LC parameter based on the RF limiter current.
◮ A novel LC parameter extractor, operating at 900MHz, that
digitally reports the parameter of the LC network is presented.






◮ In a longer term, it would be interesting to propose a digital
control circuitry for the LC parameter extractor. Then, an LC filter
could be programed to behave as required by the user.
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